This picture is a PCB-cross-section of an edge side of the stamp size FPGA/CPLD modules.
This board is six layers. At the edge side, the top and the bottom planes are connected each other by through holes to increase the phisical strength for a stress of board warpage.
[]